PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 5:

G06F 9/30

(11) International Publication Number: WO 93/01543

(43) International Publication Date: 21 January 1993 (21.01.93)

US

(21) International Application Number: PCT/US92/05720

(22) International Filing Date: 8 July 1992 (08.07.92)

8 July 1991 (08.07.91)

(71) Applicant: S-MOS SYSTEMS, INC. [US/US]; 2460 North First Street, San Jose, CA 95131-1002 (US).

(72) Inventors: GARG, Sanjiv; 46820 Sentinel Drive, Fremont, CA 94539 (US). LENTZ, Derek, J.; 17400 Phillips Avenue, Los Gatos, CA 95032 (US). NGUYEN, Le Trong; 15096 Danielle Place, Monte Sereno, CA 95030 (US). CHEN, Sho, Long; 14411 Quito Road, Saratoga, CA 95070 (US).

(74) Agents: KESSLER, Edward, J. et al.; Sterne, Kessler, Goldstein & Fox, 1225 Connecticut Avenue, N.W., Suite 300, Washington, DC 20036 (US).

(81) Designated States: JP, KR, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IT, LU, MC, NL, SE).

Published

With international search report.


(54) Title: RISC MICROPROCESSOR ARCHITECTURE IMPLEMENTING MULTIPLE TYPED REGISTER SETS

(57) Abstract

(30) Priority data:

726,773

A register system for a data processor which operates in a plurality of modes. The register system provides multiple, identical banks of register sets, the data processor controlling access such that instructions and processes need not specify any given bank. An integer register set includes first (RA[23:0]) and second (RA[31:24]) subsets, and a shadow subset (RT[31:24]). While the data processor is in a first mode, instructions access the first and second subsets. While the data processor is in a second mode, instructions may access the first subset, but any attempts to access the second subset are re-routed to the shadow subset instead, transparently to the instructions, allowing system routines to seemingly use the second subset without having to save and restore data which user routines have written to the second subset. A re-typable register set provides integer which data and floating point width data in response to integer instructions and floating point instructions, respectively. Boolean comparison instructions specify particular integer or floating point registers for source data to be compared, and specify a particular Boolean register for the result, so there are no dedicated, fixed-location status flags. Boolean combinational instructions combine specified Boolean registers for performing complex Boolean comparisons without intervening conditional branch instructions, to minimize pipeline disruption.



BEST AVAILABLE COPY

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	FI	. Hinland	MI	Mali
AU	Australia	FR	France	MN	Mongolia
88	Barbados	GA	Gabon	MR	Mauritonia
88	Belgium	CB	United Kingdom	MW	Malawi
BF	Burkina Faso	CN	Guinea	NL	Netherlands
BG	Bulgaria	CR	Greece:	NO	Norway
BJ	Benin	HU.	Hungary	PL.	Poland
BR	Brazil	1E	Ireland	RO	Romania
CA	Canada	17	Italy	RU	Russian Federation
CF	Central African Republic	18	Japan	SD	Sudan
cc	Congo	KP	Democratic People's Republic	SE	Sweden
CH	Switzerland		of Korea	SN	Senegal .
a	Côte d'Ivoire	KR	Republic of Korea	SU	Soviet Union
ĊМ	Cameruon	ü	Liechtensteis	TD	Chad
C2	Czechosloval ia	LK	Sri Lanta	TC	Togo
DE	Germany	w	Luxembourg	US	United States of America
UK	Denmark	MC	Monaco		
O	Savin	MC	Madanaere	•	

Dollanting Moltiple Tiped begister sets RISC HICROPROCESSOR ARCHITECTURE

CROSS-REPERFICE TO REGATED APPLICATIONS

Applications of particular interest to the present Application, include:

- HIGH-PERFORMANCE RISC MICHOPROCESSOR ARCHITECTURE, SC/Serial No. 01/727.006, filed 08 July 1991 by Le T. Navyem et al;
- Corposible Risc McRophocessor Architecture, Sc/Serial Ho. 01/121,058, filed 08 Mily 1991 by 'Le T. Brywen et al;

WO 93/01543

PCT/US92/05720

RISC MICROPROCESSOR ARCHITECTURE WITH ISOLATED SC/Serial No. 07/726,744, filled ARCHITECTURAL DEPENDENCIES, 08 July 1991 by Le T. Nguyen et al;

- RISC HICROPROCESSOR ARCHITECTURE IMPLEMENTING PAST TRAP AND EXCEPTION STATE, SC/Serial No. 07/726,942, filed 08 July 1991by Le T. Nguyen et al;
- SINGLE CHIP PAGE PRINTER CONTROLLER, SC/Serial No. 07/726,929, £11e&08 July 1991 by Darek J. Lentz et al; s.
- MICROPROCESSOR ARCHITECTURE CAPABLE OF SUPPORTING MULTIPLE HETEROGENEOUS PROCESSORS, SC/Serial No. 07/726,893, filed 08 July 1991 by Derek J. Lentz et al.

2

20

The above-identified Applications are hereby incorporated herein by reference, their collective teachings being part of the present disclosure.

BACKGROUND OF THE INVENTION

2

Field of the Invention

and more specifically to a RISC microprocessor having plural, The present invention relates generally to midroprocessors, symmetrical sets of registers.

Description of the Background

system typically also includes one or more general purpose data In addition to the usual complement of main memory storage and secondary permanent storage, a microprocessor-based computer flags. Previous systems have included integer registers for registers, one or more address registers, and one or more status

PCT/US92/05720

holding integer data and floating point registers for holding floating point data. Typically, the status flags are used for indicating certain conditions resulting from the most recently There generally are status flags for indicating whether, in the previous operation: s carry occurred, a negative number besulted, and/or a zero resulted. mecuted operation.

These flags prove useful in determining the outcome of example, if it is desired to compare a first number to a second to a given subroutine, the microprocessor may compare the two number and upon the conditions that the two are equal, to branch numbers by subtracting one from the other, and setting or clearing the appropriate condition flags. The muserical value conditional branch instruction may then be executed, conditioned operations may be performed before the conditional branch upon will overwrite the condition flag values resulting from the While being simple to comparison has been performed, no further numerical or other comparison, likely causing erroneous branching. The scheme is Once the the appropriate flag; otherwise, the intervening instructions further complicated by the fact that it may be desirable to form greatly complex tests for branching, rather than the simple conditional branching within the flow of program control. of the result of the subtraction need not be stored. implement, this scheme lacks flexibility and power. upon the status of the zero flag. equality example given above.

13

2

For example, assume that the program should branch to the subroutine only upon the condition that a first number is greater

. 52

than a second number, and a third number is less than a fourth be necessary for previous microprocessors to parform a lengthy series of comparisons heavily interspersed with conditional branches. A particularly undestrable feature of this serial in any and branching is observed number, and a fifth number is equal to a sixth number. microprocessor having an instruction pipeline. of comparing scheme

In a pipelined migroprocessor, sore than one instruction is being executed at any given time, with the plural instructions being in different stages of execution at any given moment. This provides for vastly improved throughput. A typical pipeline microprocessor may include pipeline stages for: (a) fetching an and a instruction, (b) decoding the instruction, (c) obtaining the (e) storing the results. The problem arises when a conditional branch instruction is fetched. It may be the case that the operands may not yet be calculated, if they are to result from conditional branch's condition cannot yet be tested, as the This results in a "pipeline stall", which dramatically slows down the processor. instruction's operands, (d) executing the instruction, operations which are yet in the pipeline.

2

2

2

the solution has been simply to increase the size of the single Another shortcosing of previous alcroprocessor-based systems is that they have included only a single set of registers of any given data type. In previous architectures, when an increased number of registers has been desired within a given data type, set of those type of registers. This may result in addressing problems, access conflict problems, and symmetry problems

. 25

2

2

This proves wastaful of the microprocessor's resources, such as the available silicon area, when the microprocessor is example, user applications frequently involve exclusively integer operations, and perform no floating point operations whatsoever. When such a user application is run on a previous microprocessor which includes floating point registers (such as the 80486), those floating point registers resain idle during the entire performing operations which do not involve both data types. execution.

2

2

Another problem with previous microprocessor register set architecture is observed in context switching or state switching between a user application and a higher access privilege level

22

WO 93/01543

÷

PCT/US92/05720

entity such as the operating system kernel. When control within the operating system kernel or other entity to which control is passed typically does not operate on the same data which the user Thus, the data registers control entity but which must be maintained until the user for its own use, but typically has no way of knowing which application is resumed. The kernel must generally have registers registers are presently in use by the user application. In order to make space for its own data, the kernel must swap out or otherwise store the contents of a predetermined subset of the registers. This results in considerable loss of processing time to overhead, especially if the kernel makes repeated, shortmicroprocessor switches context, mode, or state, typically hold data values which are not useful to application has been operating on. duration assertions of control.

2

13

been necessary for the microprocessor to expend even greater number of processing cycles, to save all data and state On a related note, in prior microprocessors, when it is amounts of processing resources, including a generally large information before making the switch. When context is switched back, the same performance penalty has previously been paid, to Por example, if a aderoprocessor is executing two user applications, each of which requires the full complement of registers of each data type, and each of which may be in various stages of condition code setting required that a "grand scale" context switch be made, it has operations or numerical calculations, each switch from one user restore the system to its former state.

to which the registers must be saved is significantly slower than other necessarily involves swapping or Contents of every data register and state This obviously involves a great deal of operational overhead, resulting in significant performance degradation, particularly if the main or the secondary storage the microprocessor itself. otherwise saving the flag in the system. application to the

component conditions of a complex condition to be calculated Therefore, we have discovered that it is desirable to have an improved microprocessor architecture which allows the various We have further discovered that it is desirable that the plural simple conditions be calculable in parallel, to improve throughput of the without any intervening conditional branches. microprocessor.

. 5

2

We have also discovered that it is desirable to have an architecture which allows multiple register sets within a given data type.

13

registers, in case the evailable integer registers are inadequate Notably, we have discovered that it is desirable that such microprocessor's floating point registers to be usable as integer to optimally to hold the necessary amount of integer data. Additionally, we have discovered it to be desirable for a re-typing be completely transparent to the user application.

2

2

microprocessor which provides a dedicated subset of registers which are reserved for use by the kernel in lieu of at least a subset of the user registers, and that this new set of registers We have discovered it to be highly desirable to have a

2

WO 93/01543

PCT/US92/05720

should be addressable in exactly the same manner as the register subset which they replace, in order that the kernel may use the further observed that it is desirable that the switch between the two subsets of registers require no microprocessor overhead oreles, in order to maximally utilize the microprocessor's same register addressing scheme as user applications. resources.

erchitecture which allows for plural banks of register sets of type, such that two or more user applications may be mode, with each user application having sole access to at least a full bank of registers. It is our discovery that the register addressing scheme should, desirably, not differ between user applications, nor between register banks, to maximize simplicity which they are presently using or even of the existence of other Also, we have discovered it to be desirable to have a In this operating in a multi-tasking environment, or other "simultaneous" of the user applications, and that the system should provide hardware support for switching between the register banks so that the user applications need not be aware of which register bank microprocessor architecture which allows for a "grand scale" have context switch to be performed with minimal overhead. vein, we have discovered that is desirable to register banks or of other user applications.

2

appreciated with reference to the following description of our These and other advantages of our invention will be invention, the accompanying drawings, and the claims

n

WO 93/01543

SUMMARY OF THE INTENTION

The present invention provides a register file system comprising: an integer register set including first and second set of registers which are individually usable as integer subsets of integer registers, and a shadow subset; a re-typable a set of registers or as floating point registers; and individually addressable Boolean registers.

The present invention includes integer and floating point functional units which execute integer instructions accessing the integer register set, and which operate in a plurality of modes. In any mode, instructions are granted ordinary access to the first subset of integer registers. In a first mode, instructions in a second mode, instructions attempting to access the second subset are instead granted access to the shadow subset, in a are also granted ordinary access to the second subset. Howaver, manner which is transparent to the instructions. Thus, routines may be written without regard to which mode they will operate in, and system routine's (which operate in the second mode) can have at least the second subset seemingly at their disposal, without having to expend the otherwise-required overhead of saving the second subset's contents (which may be in use by user processes operating in the first mode).

23

20

The invention further includes a pluxality of integer register sets, which are individually addressable as specified by fields in instructions. The register sets include read ports and write ports which are accessed by multiplemers, wherein the

23

PCT/US92/05720

multiplemers are controlled by contents of the register set-specifying fields in the instructions.

In one embodiment, this set is One of the integer register sets is also usable as a sixty-four bits wide to hold double-precision floating point data, but only the low order thirty-two bits are used by integer floating point register set. instructions.

The invention includes functional units for performing Boolean operations, and further includes a Boolean register set for holding results of the Boolean operations such that no dedicated, fixed-location status flags are required. The integer instructions, which specify individual ones of the Boolean invention may perform nd floating point functional units execute numerical comparison Boolean sources and destination are specified registers in the Boolean conditional branches upon a single result of a complex Boolean functional unit executes Boolsan combinational instructions whose function without intervening conditional branch instructions between the fundamental parts of the complex Boolean function, winimizing pipeline digruption in the data processor. registers to hold results of the comparisons. Thus, the present register set.

2

2

ន

2

A bank may be allocated to a given process or routine, such that the instructions within the routine need not specify upon which finally, there are multiple, identical register banks in the system, each bank including the above-described register sets. hank they operate

--

BRIEF DESCRIPTION OF THE DRAFINGS

Pig. 1 is a block diagram of the instruction execution unit the microprocessor of the present invention, showing the elements of the register file. Pigs. 2-4 are simplified schematic and block diagrams of the floating point, integer and Boolean portions of the instruction execution unit of Pig. 1, respectively.

Pigs. 5-6 are nore detailed views of the floating point and integer portions, respectively, showing the means for selecting between register sets.

ទ

Fig. 7 illustrates the fields of an examplary microprocessor instruction word executable by the instruction execution unit of P19. 1.

2

DETAILED DESCRIPTION OF THE PREFERRED PHRODINENTS

2

REGISTER PILE

2

Pig. 1 illustrates the basic components of the instruction The IRU 10 ģ register file 12 includes one or more register banks 16-0 to 16-n. It will be understood that the structure of each register Therefore, the present application will describe only register execution unit (IEU) 10 of the RISC (reduced instruction set The register bank includes a register set A 18, a bank 16 is identical to all of the other register banks 16. includes a register file 12 and an execution engine 14. computing) processor of the present invention. register set FB 20, and a register set C 22. bank 16-0.

WO 93/01543

PCT/US92/05720

In general, the invention may be characterized as a RISC microprocessor having a register file optimally configured for of RISC instructions, as opposed to conventional register files which are sufficient for use in the instructions by CISC processors. By having a specially adapted utilization and in terms of raw throughput. The general concept CISC (complex instruction set computing) register file, the execution engine of the microprocessor's IEU achieves greatly improved performance, both in terms of resource is to tune a register set to a RISC instruction, while the specific implementation may involve any of the register sets in use in the execution the architecture. ŏ execution

A. Register Set A

2

set 24. For example, a first integer register 30 (RA[0]) is integer registers 24 include a first plurality 26 of integer registers (RA[23:0]) and a second plurality 28 of integer registers (RA[31:24]). The RA[] integer registers 24 are each of identical structure, and are each addressable in the same manner, albeit with a unique address within the integer register addressable at a zero offset within the integer register set 24. Register set A 18 includes integer registers 24 (RA[31:0]), In one The BA[] each of which is adapted to hold an integer value datum. embodiment, each integer may be thirty-two bits wide.

BA[0] always contains the value zero. It has been observed that user applications and other programs use the constant value It is, therefore, Hero more than any other constant value.

For example, the master than the slave instruction, may take considerably longer to cause of a data dependency delay. A data dependency exists when "increment and store" instruction operates on the result data of master "quadruple-word integer divide" instruction, the slave clock cycles before the master instruction has finished execution. However, in certain instances, the numerical result of a master instruction is not needed, and the master instruction dependency checker (not shown) of the IEU 10 will not cause the Also, this means that the fixed register will never be the a "slave" instruction requires, for one or more of its operands, the result of a "master" instruction. In a pipelined processor, instruction, although occurring earlier in the code sequence Instruction will be fetched, decoded, and awaiting execution many is executed for some other purpose only, such as to set condition code flags. If the master instruction's destination is RA[0], The data It will be readily appreciated that if a slave slave instruction to be delayed, as the ultimate result of the the numerical results will be effectively discarded. Master instruction -- sero -- is already known. this may cause pipeline stalls.

2

20

WO 93/01543

PCT/US92/05720

-14-

The integer register set A 24 also includes a set of shadow registers 32 (RT[31:24]). Each shadow register can hold an integer value, and is, in one embodiment, also thirty-two bits wide. Each shadow register is addressable as an offset in the same manner in which each integer register is addressable.

PA(23:0) is passed automatically through the IEU mode integer witch 34. However, accesses to an integer register with an Pinally, the register set A includes an IEU mode integer access request to read or write a register in the first subset offset outside the first subset RA[23:0] will be directed either have a physical embodiment as a switch, so long as the corresponding logical functionality is provided within the register sets. The ISU mode integer switch 34 is coupled to the Mrst subset 26 of integer registers on line 36, to the second subset of integer registers 28 on line 38, and to the shadow registers 32 on line 40. All accesses to the register set A 18 are made through the IEU mode integer switch 34 on line 42. Any to the second subset BA[31:24] or the shadow registers RT[31;24], switch 34. The switch 34, like other such elements, need not depending upon the operational mode of the execution engine 14.

2

2

2

2

execution engine performs 4 context exitch such as a transfer to kernel mode, the mode control unit 44 controls the IEU mode integer switch 34 such that any requests to the second subset The IEU mode integer switch 34 is responsive to a mode The mode control unit 44 provides pertinent state or mode information about the IBU 10 to the IBU mode integer switch 34 on line 46. centrol unit 44 in the execution engine 14.

23

PCT/US92/05720

requested offset within the integer set. Any operating system other then-executing entity may thus have appearent the state RA[31:24] are re-directed to the shadow Rr[31:24], using the same otherwise-required overhead of swapping the contents of the second subset RA[31:24] out to main memory, or pushing the second other conventional subset RA[31:24] without .8 a stack, second RA[31:24] onto register-saving technique. the ş kernel or **BCC688**

When the execution engine 14 raturns to normal user mode and control passes to the originally-executing user application, the mode control unit 44 controls the IEU mode integer switch 34 such that access is again directed to the second subset EA[31:24]. In one embodiment, the mode control unit 44 is responsive to the register (FSR) (not shown), which includes a one-bit flag Thus, the line 46 may simply couple the IEU mode integer switch .34 to the interrupts-enabled flag in the PSR. While interrupts are disabled, the IEU 10 maintains access to the integers This may allow improved In one enbodiment, the execution engine 14 includes a processor status (PSE[7]) indicating whether interrupts are enabled or disabled. RA[23:0], in order that it may readily perform analysis of debugging, error reporting, or system performance analysis. present state of interrupt enablement in the IEU 10, various data of the user application.

2

2

Register Set FB

23

The re-typable register set PB 20 may be thought. of as including floating point registers 48 (RF[31:0]); and/or integer

registers 50 (RB[31:0]). When neither data type is implied to the exclusion of the other, this application will use the term occupy the same physical silicon space as the integer registers MB[]. In one embodiment, the floating point registers RP[] are are that 1f register set RFB[] may advantageously be constructed in a double-precision floating point numbers are not required, the thirty-two-bit width to save the silicon area otherwise required by the extra thirty-two bits of each floating point register. RPB[]. In one embodiment, the floating point registers understood sixty-four bits wide and the integer registers It will be thirty-two bits wide.

2

2

Each individual register in the register set RFB() may hold ingine 14, various entities may use either the full sixty-four bits provided by the register set RFB[], or may use only the low as in integer operations or either a floating point value or an integer value. The register set RFB[] may include optional hardware for preventing accidental access of a floating point value as though it were an integer simply makes an access request on line 52, specifying an offset point register or an integer register. Within the execution interest of simplifying the register set RFB[], it is simply of individual registers are made. Thus, the execution engine 14 into the register set RFB[], without specifying whether the register at the given offset is intended to be used as a floating value, and vice versa. In one embodiment, however, in the left to the software designer to ensure that no erroneous single-precision floating point operations. order thirty-two bits, such

-17-

A first register RFB[0] 51 contains the constant value zero, in a form such that R3[0] is a thirty-two-bit integer zero (00000hex) and RP[0] is a sixty-four-bit floating point zero (0000000hex). This provides the same advantages as described above for RA[0].

C. Register Set C

The register set C 22 includes a plurality of Boolean registers 54 (RC[31:0]). RC[] is also known as the "condition status register" (CSR). The Boolean registers RC[] are each identical in structure and addressing, albeit that each is individually addressable at a unique address or offset within RC[].

2

13

2

In one embodiment, register set C further includes a "previous condition status register" (FCSR) 60, and the register set C also includes a CSR selector unit 62, which is responsive to the mode control unit 44 to select alternatively between the CSR 54 and the PCSR 60. In the one embodiment, the CSR 1s used when interrupts are enabled, and the PCSR 1s used when interrupts are enabled, and PCSR are identical in all other respects. In the one embodiment, when interrupts are set to be disabled, the CSR selector unit 62 pushes the contents of the CSR into the PCSR, overwriting the former contents of the PCSR, and when interrupts are re-enabled, the CSR selector unit 62 pops the contents of the PCSR hack into the CSR selector unit 62 pops the contents of the PCSR hack into the CSR. In other embodiments it may be desirable to merely alternate access between the CSR and the PCSR, as is done with RA[31:24] and RT[31:24]. In any event,

2

2

WO 93/01543

PCT/US92/05720

-18

the PCSR is always available as a thirty-two-bit "special register".

None of the Boolean registers is a dedicated condition flag, unlike the Boolean registers in previously known microprocessors. That is, the CSR 54 does not include a dedicated carry flag, nor a dedicated arry flag, nor a dedicated flag indicating equality of a comparison or a zero subtraction result. Rather, any Boolean register may be the destination of the Boolean result of any Boolean operation. As with the other register sets, a first Boolean register 58 (RC[0]) always contains the value zero, to obtain the advantages explained above for RA[0]. In the preferred embodinent, each Boolean register is one bit wide, indicating one Boolean value.

II. EXECUTION ENGINE

22

The execution engine 14 includes one or more integer functional units 66, one or more floating point functional units 68, and one or more Boolean functional units 70. The functional units execute instructions as will be explained below. Buses 72, 73, and 75 connect the various elements of the IEU 10, and will each be understood to represent data, address, and control paths.

ខ្ព

A. Instruction Pormat

Fig. 7 illustrates one examplary format for an integer instruction which the execution engine 14 may execute. It will be understood that not all instructions need to adhere strictly to the illustrated format, and that the data processing system

includes an instruction fetcher and decoder (not shown) which are Throughout this Application the identification I[] will be used to identify various bits of the instruction. I[31:30] are reserved for future implementations of the execution engine 14. 1[29:26] Table 1 shows the various classes of instructions performed by The single identify the instruction class of the particular instruction. adapted to operate upon varying format instructions. example of Fig. 7 is for ease in explanation only. the present invention.

Instruction Classes TABLE

2

2

2

Integer and floating point register-to-register instructions waediate constant load Boolean operations Mtomic (extended) Control Ploy Instructions (odifier Reserved Class 0-3

2

23

2

further discussion of those classes is not believed necessary in register-to-register instructions and the Class 13 Boolean operations. While other classes of instructions also operate upon the register file 12, \$ interest order to fully understand the present invention. of particular Class 0-3 ŧ, Instruction classes Application include

I[25] is identified as BO, and indicates whether the I[24:22] are an opcode which identifies, within the given destination register is in register set A or register set B.

3

2

WO 93/01543

PCT/US92/05720

an opcode which is to be used when performing the instruction -- either I[20:16] identify the destination register as an offset within the register set indicated by BO. I[15] is identified as B1 and indicates whether the first operand is to be taken from register set A or register set B. I[14:10] identify the register offset from which the first operand is to be taken. I[9:8] identify a I[21] identifies the addressing mode 1[7:6] are reserved. I[5] is identified as B2 and indicates whether a second operand of the instruction is to be taken from register set A or register set B. Pinally, I[4:0] identify the instruction class, which specific function is to be performed. innediate source addressing. unction salection -- an extension of the opcode I[24:22]. register offset from which the second operand is to be taken. For example, within the register-to-register classes register source addressing or may specify "addition".

A or B. Rather, the addressing mode field indicates whether the destination register where the result is to be stored, but the second source of the comparison is found in a register or is Because the comparison is a Boolean type with the caveat that various fields may advantageously be identified by slightly different names. I[20:16] identifies the addressing mode field I[21] does not select between register sets With reference to Fig. 1, the integer functional unit 66 and floating point functional unit 68 are equipped to perform integer comparison instruction is substantially identical to that shown in Fig. 7, comparisons, The instruction forest for the comparison instructions and floating point immediate data. respectively.

ដ

instruction, the destination register is always found in register performing Boolean operations within the integer and floating identify which Boolean condition is to be tested for in comparing the two operands. The integer and the floating point functional point functional units, the opcode and function select fields units fully support the IEEE standards for numerical comparisons. shown in Fig. 7. All other fields function as

The IEU 10 is a load/store machine. This means that when the contents of a register are stored to memory or read from an address calculation must be performed in order to register which is the destination or the source of the load or In one embodiment, the source register 2 field, I[4:0], identifies a register in set A or set determine which location in memory is to be the source or the destination of the store or load, respectively. When this is the case, the destination register field I[20:16] identifies the store, respectively. The source register 1 field, I[14:10], identifies a register in either set A or B which contains a base In another mode, I[7:0] include immediate data which are to be load/store address is calculated by adding the index to the base. B which contains an index or an offset from the base. address of the memory location. added as an index to the base.

12

2

Obstation of the Instruction Execution Unit and Register Sais

It will be understood by those skilled in the art that the integer functional unit 66, the floating point functional unit

23

WO 93/01543

PCT/US92/05720

68, and the Boolean functional unit 70 are responsive to the contents of the instruction class field, the opcode field, and the function select field of a present instruction being executed.

Integer Operations

For example, when the instruction class, the opcode, and function select indicate that an integer register-to-register addition is to be performed, the integer functional unit may be responsive thereto to perform the indicated operation, while the floating point functional unit and the Boolean functional unit may be responsive thereto to not perform the operation. As will be understood from the cross-referenced applications, however, the floating point functional unit 68 is equipped to perform both floating point and integer operations. Also, the functional units are constructed to each perform more than one instruction simultaneously.

2

2

some instructions, such as address calculations employed in load/store operations, the sources are utilized as a base and will specify a particular operation to be performed on one or more source operands and will specify that the result of the integer operation is to be stored at a given destination. In second source, and a destination. A given integer instruction an index. The integer functional unit 66 is coupled to a first bus 72 over which the integer functional unit 66 is connected to The integer functional unit 66 performs integer functions only. Integer operations typically involve a first source, a

2

a switching and multiplexing control (SMC) unit A 74 and an SMC unit B 76. Each integer instruction executed by the integer functional unit 66 will specify whether each of its sources and destination reside in register set A or register set B.

Suppose that the IEU 10 has received, from the instruction fetch unit (not shown), an instruction to perform an integer register addition. In various embodiments, the instruction may specify a register bank, perhaps even a separate bank for each source and destination. In one embodiment, the instruction I[] is limited to a thirty-two-bit length, and does not contain any indication of which register bank 16-0 through 16-n is involved in the instruction. Rather, the bank selector unit 78 controls which register bank is presently active. In one embodiment, the bank selector unit 78 is responsive to one or more bank selection bits in a status word (not shown) within the IEU 10.

2

2

2

In order to perform the integer addition instruction, the integer functional unit 66 is responsive to the identification in I[14:10] and I[4:0] of the first and second source registers. The integer functional unit 66 places an identification of the first and second source registers at ports S1 and S2, respectively, onto the integer functional unit bus 72 which is coupled to both SEC units A and B 74 and 76. In one embodiment, the SEC units A and B are each coupled to receive B0-2 from the instruction I[]. In one embodiment, a zero in any respective Bn indicates register set A, and a one indicates register set B. During load/store operations, the source ports of the integer

23

8

PCT/US92/05720

WO 93/01543

-24

and floating point functional units 66 and 68 are utilized as a base port and an index port, B and I, respectively.

After obtaining the first and second operands from the indicated register sets on the bus 72, as explained below, the integer functional unit 66 performs the indicated operation upon those operands, and provides the result at port D onto the integer functional unit bus 72. The SMC units A and B are responsive to BO to route the result to the appropriate register set A or B.

The SMC unit B is further responsive to the instruction class; opcode, and function selection to control whether operands are read from (or results are stored to) either a floating point register RF[] or an integer register RB[]. As indicated, in one embodiment, the registers RF[] may be sixty-four bits wide while the registers are RB[] are only thirty-two bits wide. Thus, SMC unit B controls whether a word or a double word is written to the register set RFB[]. Because all registers within register set A are thirty-two bits wide, SMC unit A need not include means for controlling the width of data transfer on the bus 42.

2

All data on the bus 42 are thirty-two bits wide, but other sorts of complexities exist within register set A. The IEU mode integer switch 34 is responsive to the mode control unit 44 of the execution engine 14 to control whether data on the bus 42 are connected through to bus 36, bus 38 or bus 40, and vice versa.

20

IEU mode integer switch 34 is further responsive to I[20:16], I[14:10], and I[4:0]. If a given indicated destination or source is in RA[23:0], the IEU mode integer switch 34

determines whether data on line 42 is connected to bine 38 or integer switch 34 connects the SMC unit A to the second subset the IEU mode integer switch 34 connects the SMC unit A to the automatically couples the data between lines 42 and 36. However, mode integer switch 34 Thus, an instruction executing When interrupts are enabled, IEU mode 28 of integer registers RA[31:24]. When interrupts are disabled, within the integer functional unit 66 need not be concerned with that SMC unit A may advantageously operate identically whether whether to address RA(31:24) or RT[31:24]. It will be understood it is being accessed by the integer functional unit 66 or by the the IBU floating point functional unit 68, shadow registers RT[31;24], for registers RA[31:24], line 40, and vice versa.

2

2. Floating Point Operations

2

The floating point functional unit 68 is responsive to the class, opcode, and function select fields of the instruction, to perform floating point operations. The Si, S2, and D ports operate as described for the integer functional unit 66. SMC unit B is responsive to retrieve floating point operands from, and to write numerical floating point results to, the floating point registers MP[] on bus 52.

2

3. Moolean Operations

SMC unit C 80 is responsive to the instruction class, opcode, and function select fields of the instruction I[]. When SMC unit C detects that a comparison operation has been performed

WO 93/01543

PCT/US92/05720

by one of the numerical functional units 66 or 68, it writes the Boolean result over bus 56 to the Boolean register indicated at the D port of the functional unit which performed the comparison. The Boolean functional unit 70 does not perform comparison used in performing bitwise logical combination of Boolean ragister contents, according to the Boolean functions listed in instructions as do the integer and floating point functional units 66 and 68. Rather, the Boolean functional unit 70 is only Table 2.

	lone
LE 2	Punct
TAB	ean l
	B001

2

2

20

Boolean result calculation SERO et aun es	3	1	Q .	1 XOR SZ	1 OR 82	1 NOR 52	S1 XHOR S2	OT S2	1 OR (NOT 82)	NOT 81	(NOT 81) OR S2	SI KAND S2	. SINO	
1[23.22.9.8] Booles 0000 2		8 0010	1010	0110		1000		1010	1011 8	1100	1101	1110	1111 0	

23

ខ្ព

individually addressable as the destination of a Boolean 3 illustrates an example of a segment of code which performs a conditional branch based upon a complex Boolean function. The The advantage which the present invention obtains by having operation, will be explained with reference to Tables 3-5. Table plurality of homogenous Boolean registers, each of which is

-27-

complex Boolean function includes three portions which are OR-ed The first portion includes two sub-portions, which are AND-ed together. together.

= RA[3]) AND (RA[4] > RA[5])) OR < RA[7]) OR Example of Complex Boolean Function (RA[8] <> RA[9])) THEN TABLE 3 RA[10] := 1; **T**();

2

2

function of Table 3. The code in Table 4 is written as though it were constructed by a compiler of at least normal intelligence Table 4 illustrates, in pseudo-assembly form, one likely method by which previous microprocessors would perform the operating upon the code of Table 3. That is, the compiler will recognize that the condition expressed in lines 2-4 of Table 3 is passed if any of the three portions is true.

2

2

WO 93/01543

PCT/US92/05720

TABLE 4

-28-

Execution of Complex Boolean Function Without Boolean Register Set	BA[1],0 BA[2],BA[3]:	TEST2 RA[4],RA[5] DO IF	RA[6], RA[7] DO IF	BA[8], RA[9]	10 6	
ion of Co	Con		E C		18 E	
Execut	Start Test1		TEST	TEST3	11 00	DO ELSE PAST ELSE
	- 77	m 4 m	9 ~		. 2 =	22

2

The assignment at 1ine 1 of Table 3 is performed by the "load immediate" statement at line 1 of Table 4. The first of Table 3, is represented by the statements in lines 2-5 of Table 4. To test whether RA[2] equals RA[3], the compare important function performed by the comparison statement is that the zero, minus, and carry flags will be appropriately set or portion of the complex Boolean condition, expressed at line 2 statement at line 2 of Table 4 performs a subtraction of RA(2) from RA[3] or vice versa, depending upon the implementation, and may or may not store the result of that subtraction. oleared.

ង

RA[2] did not equal RA[3]. If the two were unequal, the sero flag will be clear, and there is no need to perform the second branches to a subsequent partion of code upon the condition that mb-portion. The existence of the conditional branch statement at line 3 of Table 4 prevents the further fetching, decoding, and The conditional branch statement at line 3 of Table 4

executing of any subsequent statement in Table 4 until the results of the comparison in line 2 are known, causing a pipeline stall. If the first sub-portion of the first portion (TESTI) is passed, the second sub-portion at line 4 of Table 4 then compares RA[4] to RA[5], again setting and clearing the appropriate status If RA(2) equals RA(3), and RA(4) is greater than RA(5), there is no need to test the remaining two portions (TEST2 and TEST3) in the complex Boolean function, and the statement at Table 4, line 5, will conditionally branch to the label DO_IF, to perform the operation inside the 'IF' of Tahle 3. However, if the first portion of the test is failed, additional processing is required to determine which of the "IP" and "ELSE" portions should be executed.

2

2

2

The second portion of the Boolean function is the comparison If the condition "less than" is indicated by the status flags, the complex Boolean of RA[6] to RA[7], at line 6 of Table 4, which again sets and function is passed, and execution may immediately branch to the was not less than RA[6], the third portion of the test must be "IF" code at line 10 of Table 4, which is followed by an DO_IF label. In various prior microprocessors, the "less than" performed. The statement at line 8 of Table 4 compares BA[8] to executed; otherwise, execution may simply fall through to the additional jump around the "ELSE" code. Each of the conditional RA[9]. If this comparison is failed, the "KLSE" code should be condition may be tested by examining the minus flag. clears the appropriate status flags.

2

23

WO 93/01543

PCT/US92/05720

branches in Table 4, at lines 3, 5, 7 and 9, results in a separate pipeline stall, significantly increasing the processing time required for handling this complex Boolean function.

-30-

The greatly improved throughput which results from employing the Boolean register set C of the present invention will now readily be seen with specific reference to Table 5.

TABLE 5 Execution of Complex Boolean Punction With Boolean Register Set	RA[1],0	BC[11], RA[2], RA[3],	RC[12], RA[4], RA[5],	BC[13], RA[6], RA[7],	BC[14], RA[8], RA[9],	RC[15], RC[11], RC[12	BC[16], BC[13], RC[14	RC[17], RC[15], RC[16	RC[17], DO RLSE	ADDRESS OF X()	PAST ELSE	ADDRESS OF Y()	RA(10).1
ion of (With Boo	LOI	충		용	9	2	ğ	ğ	띪	JBR	9	JSR	1
Executi	START	TEST1		TEST2	TEST3	COMPLEX				M 14	1	DO RESE	PART RLSE
	-	7	M	4	s,	9	7		O	2	==	12	13

12

23

boolean comparison specifies two operands, a destination, and a contents of RA[3], tests them for equality, and stores into the Boolean function stores its As will be understood with reference to the above-referenced Most notably seen at lines 2-5 of Table 5, the Boolean register set C allows the microprocessor to perform the three test portions back-to-back without intervening branching. Each Boolean condition for which to test. For example, the comparison it line 2 of Table 5 compares the contents of RA[2] to the RC[11] the Boolean value of the result of the comparison. Note respective intermediate results in a separate Boolean register. that each comparison of

8

£

related applications, the IEU 10 is capable of simultaneously performing more than one of the comparisons.

Table 5 have been completed, the two respective comparison The results of the second and third sub-portions of the Boolean function are OR-ed together as seen in Table 5, line 7. It will be understood that, because there are no data dependencies Finally, the results of those two complex Boolean function of Table 3. It is then possible to code if Boolean register RC[17] is clear, indicating that the complex function was failed. The remainder of the code may be the same as it was without the Boolean register set as seen in After at least the first two comparisons at lines 2-3 of RC[15] then holds the result of the first portion of the test. involved, the AND at line 6 and the OR-ed in line 7 may be Operations are OR-ed together as seen at line 8 of Table 5. It will be understood that register RC[17] will then contain a results are AND-ed together as shown at line 6 of Table 3. Boolean value indicating the truth or falsity of the entire perform a single conditional branch, shown at line 9 of Table 5. In the mode shown in Table 5, the method branches to the "ELSE" performed in parallel. Table 4.

2

20

ន

Thus, it will be understood with reference to Table 5 again, that the integer and/or floating The Boolean functional unit 70 is responsive to the instruction class, opcode, and function select fields as are the Point functional units will perform the instructions in lines 1-5 and 13, and the Boolean functional unit 70 will perform the other functional units.

23

WO 93/01543

PCT/US92/05720

control flow and branching instructions in line 9-12 will be performed by elements of the IEU 10 which are not shown in Boolean bitwise combination instructions in lines 6-8. Pig. 1.

III. DATA PATHS

Figs. 2-5 illustrate further details of the data paths within the floating point, integer, and Boolean portions of the IEU, respectively.

Pleating Point Portion Data Paths

2

register set. In one embodiment, the register set 7B 20 has two write ports WPB0-1, and five read ports RDFB0-4. The floating 2 except the register set 20 and the elements 102-108 comprise As seen in Pig. 2, the register set PB 20 is a multi-ported point functional unit 68 of Pig. 1 is comprised of the ALUZ 102, FALU 104, NULT 106, and NULL 108 of Fig. 2. All elements of Fig. the SMC unit B of Pig. 1.

2

the floating point load/store unit 122. Immediate floating point EX_SR_DT[], in response to a "special register move" instruction. External, bidirectional data bus Ex_DATA[] provides data to data bus ing_IMED[] provides data from a "load immediate" instruction. Other immediate floating point data are provided on busses RF1 INCD and RFP2 INCD, such as is involved in an "add Data may also arrive from the integer portion, shown in Fig. 3, 8 provided Data are also immediate" instruction. on busses 114 and 120.

The floating point register set's two write ports HPBO and the PALU; the and Ex_DATA[]. Those skilled in the art will understand that control respectively. The write multiplexers 110 receive data from: the the input data are written. Multiplexer control and register are coupled to write multiplexers 110-0 and 110-1, signals (not shown) determins which input is selected at each Port, and address signals (not shown) determine to which register addressing are within the skill of persons in the art, and will not be discussed for any multiplexer or register set in the the ALU2; either EX_SR_DT[] or LDF_IMED[]; ALUO or SHFO of the integer portion of Pig. 3; present invention. HOLT;

2

23

The floating point register set's five read ports MDFBD to RDFB4 are coupled to read multiplexers 112-0 to 112-4, respectively. The read multiplexers each also receives data from: either EX_SR_DT[] or LDP_INED[], on load immediate bypass a load external data hypess bus 127, which allows the output of 102, which performs non-multiplication integer operations; the FMU 104, which performs non-multiplication the MULT 106, which performs multiplication operations; and either the ALOO 140 or the SHFO 144 of the integer portion shown in Pig. 3, which respectively operations. Read multiplexers 112-1 and 112-3 also receive data non-multiplication integer operations and external load data to skip the register set FB; from RFF1_IMED[] and RFF2_IMED[], respectively. floating point operations; the ALU2 perform

2

2

WO 93/01543

PCT/US92/05720

Bach arithmetic-type unit 102-106 in the floating point portion receives two inputs, from respective sets of first and second source multiplexers 81 and 82. The first source of each unit ALUZ, FALU, and MULT comes from the output of either read multiplexer 112-0 or 112-2, and the second source comes from the of the PALU and the MULT may also come from the integer portion output of either read multiplexer 112-1 or 112-3. The sources of Fig. 3 on bus 114.

as operands of subsequent operations. The FALU also outputs a The results of the ALU2, FALU, and NULT are provided back to the write multiplexers 110 for storage into the floating point registers RP[], and also to the read multiplexers 112 for re-use signal FALU_BD indicating the Boolean result of a floating point comparison operation. FALUED is calculated directly from internal zero and sign flags of the FALU.

2

Null byte tester NULL 108 performs null byte testing operations upon an operand from a first source multiplexer, in NULL 108 outputs a Boolean signal NULLE BD indicating whether the thirty-two-bit first source operand includes a byte of value sero. one mode that of the ALU2.

23

The outputs of read multiplexers 112-0, 112-1, and 112-4 are provided to the integer portion (of Fig. 3) on bus 118. The output of read multiplexer 112-4 is also provided as STDT_PP[] store data to the floating point load/store unit 122. Pig. 5 illustrates further details of the control of the 81 and 82 multiplexers. As seen, in one embodiment, each 81 mitiplexer may be responsive to bit Bi of the instruction I[],

either of the register files, as controlled by the B1 and B2 bits of the instruction itself. Additionally, each register file and each 52 multiplexer may be responsive to bit B2 of the instruction III. The Si and S2 multiplexers select the sources for the various functional units. The sources may come from includes two read ports from which the sources may come, as controlled by hardware not shown in the Figs.

Integer Portion Data Paths

2

As seen in Pig. 3, the register set A 18 is also multi-ported. In one embodiment, the register set A 18 has two write ports WAG-1, and five read ports RDAG-4. The integer functional unit 66 of Pig. 1 is comprised of the ALUO 140, ALUI 142, SHF0 144, and NULL 146 of Pig. 3. All elements of Pig. 3 except the register set 18 and the elements 140-146 comprise the SMC unit A of Pig. 1.

2

External data bus Ex_DATA[] provides data to the integer Other ismediate integer data are provided on busees RFAL_INED and RFA2_DGED in response to non-load immediate instructions; such as an "add immediate". Data are also provided on bus EX_SR_DY[] also arrive from the floating point portion (shown in Fig. 2) are provided in response to a "load immediate" instruction. Date may load/store unit 152. Immediate integer data on bus LDI_IMED[] in response to a "special register move" instruction. on busses 116 and 118.

2

The integer register set's two write ports WAA and WAI are coupled to write multiplexers 148-0 and 148-1, respectively. The

2

WO 93/01543

PCT/US92/05720

Write multiplexers 148 receive data from: the PALO or MULT of the ALUG; the ALUI; the SHFO; either Ex_SR_DT[] or LDI_INED[]; and Ex_DATA[]. the floating point portion (of Fig. 2);

The integer register set's five read ports RDAO to RDA4 are doupled to read multiplexars 150-0 to 150-4, respectively. Bach read multiplexer also receives data from: either Ex_SR_DT[] or Read a load external data bypass bus 154, which allows external load data to skip the register set A; ALUO; ALUI; SHPO; and either the FALO or the multiplemens 150-1 and 150-3 also receive data from RFA1_IMED[] NULT of the floating point portion (of Pig. 2). LDI_INED[] on load immediate hypass bus 160; and RP12_IMED[], respectively.

2

23

112-1. The first source of ALUI comes from either read Each arithmetic-type unit 140-144 in the integer portion receives two inputs, from respective sets of first and second source multiplexers S1 and S2. The first source of ALUO comes thirty-two-bit wide constant sero (0000_{hex}), or floating point read multiplexer 112-4. The second source of ALUC comes from either read multiplexer 150-3 or floating point read multiplexer mittplexer 150-0 or IP_PC[]. IF_PC[] is used in calculating a to perform instructions in an used in calculating a roturn address for a CALL instruction, also Or B The second source of ALUI comes from either read multiplexer 150-1 or CP_OFFSET[]. CP_OFFSET[] is return address needed by the instruction fetch unit (not shown), from either the output of read multiplexer 150-2, due to the IEU's ability out-of-order sequence.

2

due to the out-of-order capability.

. 22

WO 93/01543

floating point read multiplexer 112-0 or 112-4; or any integer The first source of the shifter SHFO 144 is from either; read multiplexer 150. The second source of SHPO is from either: floating point read multiplexer 112-0 or 112-4; or integer read SHPO takes a third input from a shift amount multiplexer (SA). The third input controls how far to shift, and is taken by the SA multiplexer from either: 150-1 or 150-3; or a five-bit wide constant thirty-one (111112 floating point read multiplexer 112-1; integer read multiplexer multiplemer (5). The fourth input controls how much data to reed or 3110). The shifter SRPO requires a fourth input from the size multiplexer 150-1; read multiplexer 150-3; or a five-bit wide shift, and is taken by the S multiplexer from either: multiplexer 150-0, 150-2, or 150-4. constant sixteen (10000 $_2$ or 16_{10}).

2

2

The results of the ALUO, ALUI, and SHFO are provided back to the write sultiplexers 148 for storage into the integer EX_TABR[] is the target address generated for an registers RA[], and also to the read multiplexers 150 for re-use as operands of subsequent operations. The output of either Algo or SEFO is provided on bus 120 to the floating point portion of The ALGO and ALGO also cutput signals ALGO_BD and ALUI_BD, respectively, indicating the Boolean results of integer ALUG_BD and ALUI_BD are calculated directly from the zero and sign flags of the respective functional unite. ALUO also outputs signals EX_TADE[] and absolute branch instruction, and is sent to the IFU (not shown) for fetching the target instruction. EX_YM_ADR[] is the virtual comparison operations. EX VM ADR. Pig. 3.

2

WO 93/815/3

address used for all loads from memory and stores to memory, and is sent to the VMU (not shown) for address translation.

Null byte tester NULL 146 performs null byte testing operations upon an operend from a first source multiplexer. In one embodiment, the operand is from the ALUO. NULL 146 outputs 1 Boolean signal NULLA_BD indicating whether the thirty-two-bit first source operand includes a byte of value zero. The outputs of read multiplexers 150-0 and 150-1 are provided to the floating point portion (of Fig. 2) on bus 114. STDT_INT[] store data to the integer load/store unit 152. The output of read multiplexer 150-4 is also

2

A control bit PSE(7) is provided to the register set A 18. It is this signal which, in Fig. 1, is provided from the mode The IEU mode integer switch is internal to the register set A 18 control unit 44 to the IEU mode integer switch 34 on line 46. as shown in Pig. 3.

2

Fig. 6 illustrates further details of the control of the Si The signal ALUO BD S2 multiplexers. 3

Boolean Portion Data Paths ပ

2

As seen in Pig. 4, the register set C 22 is also multi-ported. In one embodiment, the register set C 22 has two write ports RCO-1, and five read ports BDAO-4. All elements of Fig. 4 except the register set 22 and the Boolean combinational unit 70 comprise the SMC unit C of Fig. 1.

The Boolean register set's two write ports WCO and WC1 are coupled to write multiplexers 170-0 and 170-1, respectively. The

WO 93/01543

a Boolean combinational operation; ALUO_BD from the integer portion of Pig. 3, indicating the Boolean result of an integer the output of the Boolean combinational unit 70, indicating the Boolean result of comparison; FALU_BD from the floating point portion of Fig. 2, indicating the results of a compare operation in AIU2, or MULLE_BD from MULL 108, indicating a null byte in the floating indicating the Boolean result of a floating point comparison, either ALUI_BD_F from ALUI, indicating the results of a compare point portion. In one mode, the ALUO_BD, ALU1_BD, ALU2_BD, and PALU_BD signals are not taken from the data paths, but are flag, and other condition flags in the PSR. In one mode, wherein calculated as a function of the zero flag, ainus flag, carry up to eight instructions may be executing at one instant in the instruction in ALUI, or NULLA BD from NULL 146, indicating a mull byte in the integer portion; and either ALUZ_BD_P from ALUZ, Write multiplexers 170 receive data from: IEU, the IEU maintains up to eight PSRs.

2

2

necessary upon certain drastic system errors or upon certain single thirty-two-bit register. This enables rapid saving and restoration of machine state information, such as may be to bus The CSR may be written or read as a whole, as though it were a EX_SR_DT[], for use with "special register move" instructions. The Boolean register set C is also compled forms of grand scale context switching.

2

The Boolean register set's five read ports RDCO to RDCS are read multiplexers 172 receive the same set of inputs as the write coupled to read multiplexers 172-0 to 172-4, respectively. The

PCT/US92/05720

The Boolean combinational unit 70 receives inputs from read multiplexers 170-0 and 170-1. Read sultiplexers 172-2 and 172-3 respectively provide signals BLEP_CPORT and BLEP_DPORT. BLEP_CPORT is used as the basis for conditional branching instructions in the IEU. BLBP_DPORT is used in the "add with Boolean" instruction, which sets an integer Read port register in the A or B set to zero or one (with leading zeroes), RDC4 is presently unused, and is reserved for future enhancements depending upon the content of a register in the C set. of the Boolean functionality of the IEU. aultiplexers 170 receive.

CONCLUSION Ė

2

While the features and advantages of the present invention have been described with respect to particular embodiments thereof, and in varying degrees of detail, it will be appreciated the following Claims define the invention to be afforded patent that the invention is not limited to the described embodinents. COVerage.

CLAINS

We claim:

instructions including one or more fields, wherein a field of a given instruction specifies a source of an operand of the given An apparatus executing a set of instructions, the instruction or a destination of a result of the instruction, and wherein the apparatus comprises:

processing means for executing the instructions; and

a register file, coupled to the processing means, for storing operands and results of the instructions, wherein,

the register file includes a plurality of register sets, and

2

the register file is responsive to one or more of the fields in a given instruction to retrieve an operand of the given instruction from, or store & result of the given instruction into, a given register in a given one of the register sets as identified by the one or more fields in the given instruction.

2

The apparatus of Claim 1, wherein the instructions include Boolean combinational instructions each operating on one or more Boolean operands to generate a Boolean result, each Boolean combinational instruction including one or more Boolean fields specifying a location of each operand and result, and wherein: ~

PO 93/01543

PCT/US92/05720

the processing means includes Boolean execution means for executing the Boolean combinational instructions; the register file includes a Boolean register set of Boolean registers, each Boolean register for holding one of said Boolean Operands or Boolean results; and

2

the register file is responsive to each said Boolean field in a given Boolean combinational instruction independent of what Boolean combinational operation is specified by the given Boolean combinational instruction.

2

More operands to gonerate a Boolean result, each Boolean include Boolean comparison instructions each operating on one or The apparatus of Claim 2, wherein the instructions comparison instruction including a Boolean result field specifying a location, in the Boolean register set, Boolean result, and wherein:

the processing means includes comparison means for executing the Boolean comparison instructions; and the register file is responsive to the Boolean result field in a given Boolean instruction independent of what Boolean comparison operation is specified by the given Boolean comparison instruction.

2

The apparatus of Claim 1, wherein the instructions include integer instructions each operating on one or more integer operands to generate an integer result, each integer

-43-

instruction including one or more integer fields specifying a location of each operand and result, and wherein:

the processing means includes integer execution means for executing the integer instructions; and

the register file includes an integer register set of integer registers, each integer register for holding one of said integer operands or integer results.

2

5. The apparatus of Claim 4, wherein the register file further comprises:

a plurality of integer register sets.

include floating point instructions each operating on one or more The apparatus of Claim 1, wherein the instructions floating point operands to generate a floating point result, each floating point instruction including one or more floating point fields specifying a location of each operand and result, and Wherein:

the processing means includes floating point execution means for executing the floating point instructions, and

the register file includes a floating point register set of floating point registers; each floating point register for holding one of said floating point operands or floating point results.

2

WO 93/01543

PCT/US92/05720

4

7. An apparatus comprising:

means for executing Boolean instructions, the Boolean instructions performing Boolean operations upon operands to generate Boolean results and each Boolean instruction indicating A destination for storage of the Boolean results of the Boolean

instruction;

a plurality of Boolean register means each for holding a Boolean value, and means, responsive to execution of a given Boolean instruction by said means for executing, for storing the given Boolean instruction's Boolean result into one of said Boolean register seams, the one Boolean register means being indicated by said given Boolean instruction as the destination of its Boolean result.

2

The apparatus of Claim 7, wherein the means for executing Boolean instructions comprises: ∞.

numerical execution means for executing numerical comparison instructions to compare two multi-bit numerical operands and to accordingly produce a single-bit Boolean value result.

ŧ

The apparatus of Claim 8, wherein the numerical execution means comprises: integer execution neans for comparing two multi-bit integer operands.

-45-

The apparatus of Claim 8, wherein the numerical execution means comprises: 9

floating point execution means for comparing two multi-bit floating point operands.

The apparatus of Claim 10, wherein the numerical execution means further comprises; Ξ.

integer execution means for comparing two multi-bit integer

The apparatus of Claim 7, wherein the means for executing Boolean instructions comprises:

instructions to combine two Boolean value operands and to Boolean execution means for executing Boolean combinational accordingly produce a single-bit Boolean value result.

The apparatus of Claim 12, wherein the means for executing Boolean instructions further comprises: 13.

instructions to dempare two multi-bit numerical operands and to numerical execution means for executing numerical comparison accordingly produce a single-bit Boolean value result.

The apparatus of Claim 13, wherein the numerical execution means comprises: Ξ.

integer execution means for comparing two multi-bit integer operands; and

WO 93/01543

PCT/US92/05720

floating point execution means for comparing two multi-bit floating point operands.

15. The apparatus of Claim 7 further comprising:

numerical register means for holding integer and floating point values; numerical execution means for executing numerical comparison execution of each given numerical instructions, wherein comparison instruction,

- from respective numerical register means specified by the given retrieves two or more multi-bit numerical operands numerical comparison instruction,
- compares the two or more numerical operands according to a condition specified by the given numerical comparison instruction,
- iii) produces a first single-bit Boolean value result according to the condition,
- iv) stores the first Boolean value result in a given one of said Boolean register means as specified by the given muserical comparison instruction,

2

wherein the numerical execution means includes,

- 1) integer execution means for comparing two multi-bit
- integer operands, and ខ
- 11) floating point execution means for comparing two multi-bit floating point operands; and

WO 93/01543

-47-

Boolean execution means for executing Boolean combinational Boolean given esch ¥ Wherein execution combinational instruction, instructions,

23

- respective. Boolean register means as specified by the given i) retrieves one or more Boolean value operands from Boolean combinational instruction,
- according to an operation specified by the given Boolean ii) combines the one or more Boolean value operands combinational instruction,

8

- iii) produces a second single-bit Boolean value result according to the operation, and
- iv) stores the second Boolean walus result in a given one of said Boolean register means as specified by the given Boolesn combinational instruction.

2

16. The apparatus of Claim 7, wherein:

the plurality of Boolean register seans includes,

- 1) a first set of Boolean registers, and
- a second set of Boolean registers; and the apparatus further comprises 77

neans, coupled to the plurality of Boolean register neans, for selecting the first or the second set of Boolean registers as a currently active set, and

the means for storing is responsive to the means for Selecting, to store results into Boolean registers in currently active set only.

2

PCT/US92/05720

data processing system including means for executing Boolean 17. An apparatus for use with a data processing system, the instructions, each Boolean instruction performing a given Boolean operation upon two or more operands to generate a one-bit Boolean result, the apparatus comprising:

a Boolean register set including a plurality of individually addressable one-bit registers; and control means for writing the one-bit result of a given Boolean instruction into one of said one-bit registers, the one the given one-bit register being specified by instruction's contents.

2

The apparatus of Claim 17, wherein the Boolean instructions include Boolean combinational instructions, each Boolean combinational instruction specifying a Boolean operation to be performed upon a first and a second operand to generate the second address of the second operand and a third address of a result, and specifying a first address of the first operand and destination for the result, wherein: the control means is further for reading the first and second operands from the Boolean register set at the first and second addresses, respectively, and wherein the one one-bit register is specified by the third address.

2

The apparatus of Claim 18, wherein the means for Boolean instructions in parallel, wherein there may exist, in the plural plural includes means for executing executing

Boolean instructions, data dependency between one or more slave instructions and a master instruction, each slave instruction that the slave instruction cannot be executed until the result of the master instruction has been generated, the means for having the result of the master instruction as an operand such executing further includes means for delaying data dependent instructions until their dependent data supplying instruction is completed and its result is generated, and wherein,

2

a prespecified constant Boolean register of the one-bit registers has a predetermined constant data value which does not change upon the control means writing another value to the Prespecified constant Boolean register; and

23

the control means is responsive to a master instruction supply to the slave instructions, whereby the means for executing Whose destination is the prespecified constant Boolean register, to immediately read the predetermined constant data value for is enabled to execute the slave instructions before the result of the master instruction is generated.

12

WO 93/01543

PCT/US92/05720

20. An apparatus comprising:

execution means for executing instructions, the instructions performing operations upon operands to generate results, each instruction, each address specifying a register set and an instruction specifying a respective source address for each operand and a destination address for the result of the offset;

a first register sot including a plurality of individually addressable registers each for storing a value of a first data

9

2

first access means for writing and reading values to and from the first register set according to a given instruction, the first access means including,

- first reading means, responsive to the given itrat register set as a source for an operand of the given instruction having a given source address which specifies the instruction, for reading the operand's value from the first register set at the offset specified by the given source address, Pag
- first writing means, responsive to the given gaven instruction, for writing the result's value to the first register set at the officet specified by the given destination instruction having a given destination address which specifies the first register set as a destination for the result of the

address;

a second register set including a pluxality of individually addressable, registers each for storing a value of the first data type; and second access means for writing and reading values to and from the second register set according to the given instruction, the second access means including, 1) second reading means, responsive to the given second register set as a source for an operand of the given instruction, for reading the operand's value from the second instruction having a given source address which specifies the register set at the offset specified by the given source address,

33

second writing means, responsive to the given instruction having a given destination address which specifies the second register set as a destination for the result of the register set at the offset specified by the given destination given instruction, for writing the result's value to the second Ŧ address.

\$

- 21. The apparatus of Claim 20, wherein:
- s given instruction may specify a first and a second source address and a destination address, with each address specifying either of the first or second register sets such that the given instruction requires access to both register sets; and

the first and second access means operate simultaneously to provide the instruction parallel access to both the first and second register sets.

WO 93/01543

PCT/US92/05720

-55-

22. In a data processing system, which includes a central processing unit (GPU) which performs operations according to an instruction, the operations operating upon data of a first data type, a data register system comprising:

a first register set including a pluxality of first registers each for holding a datum of the first data Type, and including means for accessing the first registers in response to the instruction; and

a second register set including a plurality of second registers each for holding a datum of the first data type, and including means for accessing the second registers in response to the instruction.

2

The data register system of Claim 22, wherein the instruction includes a field specifying which of the first and second register sets is to be accessed in response to the instruction, and wherein the data register system further comprises: means, responsive to the field, for accessing the first register set or the second register set as specified by the field.

-53-

24. An apparatus comprising:

integer execution means for executing integer instructions, each integer instruction performing an integer operation upon one or more integer value operands and generating an integer value result;

floating point execution means for executing floating point instructions, each floating point operation performing a floating point operation upon one or more floating point value operands and generating a floating point value result,

2

wherein each instruction specifies one or more sources from which its one or more operands are to be retrieved and further specifies a destination to which its result is to be stored, each operation also optionally specifying an integer value hase and an integer value hase and

a register bank including,

2

 first register set means, having a plurality of first registers, for holding integer values and floating point walles.

addess means, coupled to the first register set means and to both execution means, for,

20

- i) retrieving, from any one first register, an integer value operand for the integer execution means, a floating point value operand for the floating point execution means, or an integer value hase or index for either execution means, as indicated by an instruction, and
- ii) for storing, into any one first register, an integer value result from the integer execution means or a

WO 93/01543

PCT/US91/05720

.

-54-

floating point value result from the floating point execution means, as indicated by an instruction.

25. The apparatus of Claim 24, wherein:

the register bank further comprises second register set means, having a plurality of second registers, for holding integer values; and

the access means is further for,

- i) retrieving, from any one second register, an integer value operand for the integer execution means, or an integer value base or index for either execution means, as indicated by an instruction, and
- ii) for storing, into any one second register, an integer value result from the integer execution means, as indicated by an instruction.

2

26. The apparatus of Claim 25, further comprising:

Boolean execution means for executing Boolean combinational instructions, each Boolean combinational instruction performing a Boolean combinational operation upon one or more Boolean value operands and generating a Boolean value result;

the register bank further comprises third register set means, having a plurality of third registers, for holding Boolean values; and

the access means is further for,

2

- 1) retrieving, from any one third register, a Boolean value operand for the Boolean execution means, as indicated by a Boolean combinational instruction, and
- Boolean value result from the Boolean execution means, as for storing, into any one third register, a indicated by a Boolean combinational instruction.

23

WO 93/01543

PCT/US92/05720

27. An apparatus, for use with a data processing system which performs read operations and write operations upon data values of a first data type and a first data width and upon data values of a second data type and a second data width different than the first data width, the data processing system specifying a read address and data type for each read and a write address and data content for each write, the apparatus comprising: a register set including a plurality of individually addressable registers, each register being wide enough to hold a value of either data width;

2

read access means, responsive to the data processing system performing a given read operation, for accessing the register set individually addressed at the given read operation's specified to retrieve data contents of a given register, which is read address, and for providing to the data processing system such portion of the retrieved data contents as the data type of the read operation specifies; and

2

performing a given write operation, for accessing the register write access means, responsive to the data processing system set to store into a given register, which is individually addressed at the given write operation's specified write address, the data content specified by the write operation. 28. The apparatus of Claim 27, wherein the first data type is floating point, the first data width is sixty-four bits, the second data type is integer, the second data width is thirty-two bits, and wherein:

store sixty-four bits responsive to the data processing system the read and write access means respectively retrieve and performing floating point operations, and thirty-two bits responsive to the data processing system performing integer the register set is sixty-four hits wide, and operations.

2

WO 93/01543

PCT/US92/05720

An apparatus for use with a data processing system executes instructions, each instruction performing Operations upon one or more operands and generating a result, Wherein each instruction specifies one or more sources from which its one or more operands are to be retrieved and further wherein the data processing system operates in a plurality of specifies a destination to which its result is to be stored, modes, the apparatus comprising:

a plurality of first register means each for holding an operand or a result;

2

a plurality of second register neans each for holding an operand or a result; and writch means, responsive to the mode of the data processing eystem, for providing the data processing system access to only the plurality of first register means when the data processing eystem operates in a first mode, and for providing the data processing system access to only a first subset of the plurality of first register means and to the pluxality of second register means when the data processing system operates in a second mode.

PCT/US92/05720

1/6

WO 93/01543

30. An apparatus including execution means for executing instructions, each instruction performing operations on one or each instruction specifying one or more sources which are to be accessed to read accessed to write its result, the apparatus further comprising: its one or more operands and a destination which is to result, a plurality of register banks; generating more operands and

each register bank including a plurality of register means, each register means for storing an operand or a result, the Plurality of register means within each register bank being arranged in a sequence such that any one given register means within a given register hank may be accessed as an offset into the given register bank, wherein the sources and the destination of a given instruction are specified as offsets; and

register hank selector means for selecting a given register bank into which the given instruction's source and destination offsets are applied, the register hank selector means operating independently of any contents of the given instruction.

Switching and Multiplexing Control Unit C Boolean register: RC[31:0] (CSR) SI Selector Unit 82 28 12 S (PCSR) ő 5 <u>2</u> Ġ Switching and Multiplexing Central Unit B integer registers RB(31:0) Noating point registers RF(31:0) Register Sets F B 20 75, R F& [0] = 0 Engine 쒸 Register File င် 16-0, **₽** KALD) OF integer registers RA(31:24) Execution registers RAIZZA % 26. راويا Switching and Multiplexing Control Unit A Register Bank 0 187 legister Bank n 돐 Tisters Tistes Integer Switch 5 56. Bask Selector Valk

Boolean Fractional Unit Integer Femation Unit


Instruction Execution Unit (IEU)


Fig.


2


23


WO 93/01543











WO 93/01543

INTERNATIONAL SEARCH REPORT

PCT/US 92/05720

Manufa Cale No. 1,4-6, 24,25,27 15,26 1,22,23 2 Documentales Securing of ar thus Mislams Documentals in the Datest flow and Documents we the Delated in the Fight Securing WEIMBERG L.F. III. DOCUMENTS CONSIDERED TO SE RELEVANT[®]

Chapty * Choice of December II and indicates, then appreciate, of the release parages 29. 祖 92 L CASSIFICATION OF STRATES OF SERVICE OF SER GB.A.2 190 521 (INTEL CORPORATION)
18 November 1987
* page 2, lines 16-28; page 2, line 42 page 3, line 44 * * page 2, line 27 - page 3, line 6; page 5, lines 22 - page 8, line 12 * EP,A,0 213 843 (ADVANCED MICRO DEVICES INC.) ELBOPEAN PATENT OFFICE Diffe of the Arthal Completion of the International Search **30** To best the second to the second seco 16 OCTOBER 1992 11 Karch 1987 IL PERIOS SZARCHOD Ometidenties System Int.Cl. 5 IV. CERTIFICATION

PCT/US 92/05720

E 200	TEL DOCUMENTS CONSIDERED TO BE RELEVANT (CONTINUED FROM THE BECOME SHEET)	
E O	141	Rainwart to Chalts No.
×	PROCEEDINGS FALL JOINT COMPUTER CONFERENCE NOVEMBER 2-6,1986, DALLAS, US; p1014-1019; MAEJIME ET ALL: A 16-bit mirroprocessor with multi-register bank architecture. * page 1015, left column, lines 15-31; page 1016, left column, line 1 - page 1017, left column, line 1 - page	1,22,30
_×	MICROPROCESSORS AND MICROSYSTEMS vol. 14, no. 6, July 1990, LONDON GB pages 333 - 340 MILLER AND QUANMEN 'Exploiting large	1,20-23
~	* page 334, right column, line 54 - page 335, left column, line 30 *	16
×	EP, A, 0 170 284 (NEC CORPORATION) 5 February 1986	1,20-23
> -	* abstract; column 2, line 1 - column 2, line 40; column 3, lines 47-60; column 5, line 28 - column 7, line 18 *	E
*	MICROPROCESSING AND MICROPROGRAMMING. vol. 29, no. 3, October 1990, AMSTERDAM NL pages 137 - 149 ADANS ET AL. 'Utilising low level parallelism in general purpose code: the	7-9,12, 13,17,18
	" page 138, right column, line 30-42; page 139, left column, line 3 - right column, line 9 - right column, line 9 - right column, line 12 * - right column, line 12 * - right column, line 12 * right column, line 12 *	2,3,10, 11,14, 15,26
	35TH IEEE COMPUTEN SOCIETY INTERNATIONAL CONFERENCE, COMPCON SPRING 190, 26 February 1990, SAN FRANCISCO,US pages 166 - 172 GROWES AND OBPLER 'An IBM second generation RISC processor architecture'	10,11,14
×	US,A,4 212 076 (CONNERS) 8 July 1980 abstract; column 1, line 40 - column 3, line 14; column 6, line 5 - column 7, line 3; column 13, line 15 - column 16, line 54	7, 12, 17, 18
×	EP.A.0 454 636 (SGS-THONSON MICROELECTRONICS S.R.L.) 30 October 1991	7,12,17, 18

ANNEX TO THE INTERNATIONAL SEARCH REPORT ON INTERNATIONAL PAIENT APPLICATION NO. US 9205720 SA 62375

and any species for the purpose of information 16/10/92 The names for the patent family numbers stating to the patent document which is the there ampliant librarished much report. The numbers are as marking the Dersyman Primes Odin, 1250 the so. The Dersyman Patent Odins is he so way finish for these particulary which are surely glown for the purpose of information, 16/10/9

GB-A-2190521 18-11-87 US-A- 4011208 FR-A- 5298633 JP-A- 62286128 FR-A- 5298633 JP-A- 62286134 FR-A- 5298633 JP-A- 62286134 JP-A- 6212076 08-07-80 DE-A- 504931 US-A-4212076 08-07-80 DE-A- 5040317 US-A-4212076 08-07-80 DE-A- 54048137 US-A-54636 US-A- 54048137 US-A-54636 US-A- 54048137 US-A-75563 US-A- 54048137 US-A-75563 US-A-75563	
3 11-03-87 US-A- JP-A- US-A- U	08 07-03-89 29 19-11-87 35 20-11-87 28 12-12-87
1 05-02-86 JP-C- JP-B- US-A- US-A- JP-B- US-A- US-A- JP-B- US-A- U	
30-10-91 None	1
30-10-91	
	•

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:
D BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
☐ FADED TEXT OR DRAWING
BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
COLOR OR BLACK AND WHITE PHOTOGRAPHS
GRAY SCALE DOCUMENTS
☐ LINES OR MARKS ON ORIGINAL DOCUMENT
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
□ other.

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.